Amendment to the Claims

29. (CURRENTLY AMENDED) A stacked-gate flash memory having a shallow trench isolation with a high-step oxide and high lateral coupling comprising:

a substrate having a gate exide layer surface;

at least two trenches, <u>each of said trenches</u> formed <u>in said surface of said</u>

<u>substrate</u> to a depth between about 2500 to 5000 Å below the surface of said substrate;

an oxide layer <u>conformally</u> formed ever-<u>on the walls and bottom of each said</u>

<u>trench; said substrate, including ever the inside walls of said two trenches;</u>

a high-step oxide formed <u>over said oxide layer</u> within said two-trenches over said oxide layer and protruding <u>vertically</u> upward over the from said surface of said substrate to a height between about 2000 to 6000 Å;

said high step exide forming an opening with high walls over the surface of said substrate between said two transhes;

a contiguous pair of said high-step isolation oxides forming an opening in the space over said surface of said substrate between said pair of high-step isolation oxides, said opening having vertical interior walls;

a gate oxide formed on said surface of said substrate between said contiguous pair of said high-step isolation oxides:

a first conductive layer formed conformally inside and extending above said opening and over the surface of the substrate between said high walls to form a floating gate having internal and external folding surfaces;

a first conductive layer formed conformally on said gate oxide within said opening and on said interior walls of said opening and extending above said opening, said first conductive layer having an interior surface within the opening, said first conductive layer having internal, external and top surfaces above said opening, said first conductive layer functioning as a floating gate residing completely within said opening:

an intergate oxide layer formed over said internal and external folding surfaces of said floating gate; conformally formed over said external, top and internal surfaces of said first conductive layer, said intergate oxide layer thus having external, top and internal surfaces;

a second conductive layer formed <u>over said intergate oxide layer</u> protruding downward in between said internal and external folding-surfaces ever of said intergate oxide layer, <u>said second conductive layer forming to form a control gate having high lateral coupling with said floating gate; and .</u>

a self-aligned source -(SAS)-line.

- 33. (CURRENTLY AMENDED) The stacked-gate flash memory cell of claim
 29, wherein said opening has a width between about 1500 to 3-5000 Å.
- 34. (PREVIOUSLY PRESENTED) The stacked-gate flash memory cell of claim 29, wherein said first conductive layer is polysilicon having a thickness between about 100 to 500 Å.
- 35. (PREVIOUSLY PRESENTED) The stacked-gate flash memory cell of claim 29, wherein said second conductive layer is polysilicon having a thickness between about 1000 to 3000 Å.